This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/675,815	09/28/2000		Gregory A. Overkamp	10559/274001/P9281-ADI	9785
20985	7590	07/28/2004		EXAMINER	
FISH & RICHARDSON, PC				TSAI, HENRY	
12390 EL CAMINO REAL SAN DIEGO, CA 92130-2081				ART UNIT	PAPER NUMBER
	•			2183	<u> </u>

DATE MAILED: 07/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application N	No.	Applicant(s)		
			10.			
	Office Action Summary	09/675,815		OVERKAMP ET AL.		
	Office Action Summary	Examiner		Art Unit		
	- The MAILING DATE of this communication ap	Henry W.H. T		2183		
Period fo		pears on the co	iver 5	sneet with the correspondence address		
THE M - Exten after S - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period et or eply within the set or extended period for reply will, by statu- teply received by the Office later than three months after the mailing displayment. See 37 CFR 1.704(b).	.136(a). In no event, he ply within the statutory will apply and will expected, cause the application.	howeve / minim pire SIX ion to be	er, may a reply be timely filed num of thirty (30) days will be considered timely. IX (6) MONTHS from the mailing date of this communication. Decome ABANDONED (35 U.S.C. § 133).		
1)[Responsive to communication(s) filed on <u>03</u>	May 2004 .				
2a)⊠	This action is FINAL . 2b) T	his action is no	n-fina	al.		
3)	Since this application is in condition for allow closed in accordance with the practice unde					
•	on of Claims Claim(c) 1 15 and 17 22 is/are pending in th	o application				
	Claim(s) <u>1-15 and 17-22</u> is/are pending in the 4a) Of the above claim(s) is/are withdra		derati	tion		
	Claim(s) is/are allowed.	awii iioiii consic	JC1 ati	norn.		
	Claim(s) <u>1-15 and 17-22</u> is/are rejected.					
	Claim(s) is/are objected to.					
•	Claim(s) are subject to restriction and/	or election reau	uirem:	nent.		
•	on Papers	o. 0.00		· · · · · · · · · · · · · · · · · · ·		
9)🖂 🗆	The specification is objected to by the Examin	er.				
10)🛛 🗆	The drawing(s) filed on <u>9/28/00</u> is/are: a) ac	cepted or b) 🛛 ol	bjecte	ed to by the Examiner.		
	Applicant may not request that any objection to t	he drawing(s) be	held i	in abeyance. See 37 CFR 1.85(a).		
11)🖾 🗆	he proposed drawing correction filed on 5/3/4	<u>04</u> is: a)⊠ appro	oved	d b) disapproved by the Examiner.		
If approved, corrected drawings are required in reply to this Office action.						
12) 🔲 🗆	The oath or declaration is objected to by the E	xaminer.				
Priority u	nder 35 U.S.C. §§ 119 and 120					
13)	Acknowledgment is made of a claim for foreig	gn priority under	r 35 l	U.S.C. § 119(a)-(d) or (f).		
a)[☐ All b)☐ Some * c)☐ None of:					
	1. Certified copies of the priority documer	nts have been re	eceiv	ved.		
	Certified copies of the priority documer	nts have been re	eceiv	ved in Application No		
	3. Copies of the certified copies of the pri- application from the International B ee the attached detailed Office action for a lis	ureau (PCT Ru	le 17	7.2(a)).		
				U.S.C. § 119(e) (to a provisional application).		
a)	☐ The translation of the foreign language procknowledgment is made of a claim for domes	rovisional applic	cation	n has been received.		
Attachment	_	• •				
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	4) 5) 		nterview Summary (PTO-413) Paper No(s) Notice of Informal Patent Application (PTO-152) Other: .		

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, "said plurality of instructions including at least one instruction received from each of a plurality of instruction sources" (in claims 1, 9, 14, and 19) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

2. The amendment filed 5/3/04 is objected to under 35
U.S.C. 132 because it introduces new matter into the disclosure.
35 U.S.C. 132 states that no amendment shall introduce new
matter into the disclosure of the invention. The added material

Art Unit: 2183

which is not supported by the original disclosure is as follows: "said plurality of instructions including at least one instruction received from each of a plurality of instruction sources" (in claims 1, 9, 14, and 19). Note as shown in Figs. 5 and 6, said plurality of instructions can be received from each of a plurality of instruction sources. However, the specification and drawings do not describe one instruction received from each of a plurality of instruction sources.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 1-15, and 17-22 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Note as set forth above,

Art Unit: 2183

as shown in Figs. 5 and 6, said plurality of instructions can be received from each of a plurality of instruction sources.

However, the specification and drawings do not describe one instruction received from each of a plurality of instruction sources.

5. Claims 1-15, and 17-22 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, lines 4-6, it is not clear what is meant by "said plurality of instructions including at least one instruction received from each of a plurality of instruction sources" since it was not described in the specification and drawings. Similar problems exist in the other claims 9, 14, and 19.

Applicant is required to review the claims and correct all language which does not comply with 35 U.S.C. § 112, second paragraph.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 7. Claims 1-15, and 17-22 are rejected under 35 U.S.C. 102(a) as being anticipated by Tran (U.S. Patent No. 5,987,235)
 (Hereafter referred to as Tran'235).

Referring to claim 1, Tran'235 discloses, as claimed, a method of handling a plurality of instructions within a processor (microprocessor 200, See Fig. 2) comprising: loading the plurality of instructions into a register (instruction storage 302, see Fig. 3, note the instruction storage 302 is best reasonably and broadly interpreted as a register since it is a fast storage device inside the instruction cache 204 saving the instructions); said plurality of instructions including at least one instruction received from each of a plurality of instruction sources (main memory subsystem and instruction cache 204, see Fig. 2 since at least both of them provide instruction inputs to prefetch unit 202); determining the number and size

Art Unit: 2183

of the plurality of instructions (see Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions and length of each instruction); and decoding (by decode units 208 comprising 208A-208C, see Fig. 2, see also Col. 4, lines 34-35) the plurality of instructions.

Referring to claim 9, Tran'235 discloses, as claimed, a method of decoding a plurality of instructions within a processor (microprocessor 200, See Fig. 2) comprising: determining the size of the plurality of instructions (see Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions and length of each instruction); loading the plurality of instructions into an instruction register (instruction storage 302, see Fig. 3, note the instruction storage 302 is best reasonably and broadly interpreted as a register since it is a fast storage device inside the instruction cache 204 saving the instructions), said plurality of instructions including at least one instruction received from each of a plurality of instruction sources (main memory subsystem and instruction cache 204, see Fig. 2 since at least both of them provide instruction inputs to prefetch unit 202); presenting the plurality of instructions from an instruction register (instruction storage 302, see Fig.

Art Unit: 2183

3, note the instruction storage 302 is best reasonably and broadly interpreted as a register since it is a fast storage device inside the instruction cache 204 saving the instructions) to a decoder (decode units 208 comprising 208A-208C, see Fig. 2); and decoding each of the plurality of instructions within a single clock cycle (see Fig. 4D, for example, in the single clock cycle 0, instructions 10, 11, and 12 are decoded by the decode units 208).

Referring to claim 14, Tran'235 discloses, as claimed, a processor (microprocessor 200, See Fig. 2) comprising: an instruction register (instruction storage 302, see Fig. 3, note the instruction storage 302 is best reasonably and broadly interpreted as a register since it is a fast storage device inside the instruction cache 204 saving the instructions) capable of holding a plurality of instructions, said plurality of instructions including at least one instruction received from each of a plurality of instruction sources (main memory subsystem and instruction cache 204, see Fig. 2 since at least both of them provide instruction inputs to prefetch unit 202; one or more pre-decoders (predecoder unit 203, see Fig. 2) which determines the size and number of the plurality of instructions (see Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions

Art Unit: 2183

and length of each instruction); and a decoder (decode units 208 comprising 208A-208C, see Fig. 2) which substantially simultaneously receives the plurality of instructions from the instruction register (see Fig. 4D, for example, in the single clock cycle 0, instructions 10, 11, and 12 are received by the decode units 208), wherein the decoder decodes each of the plurality of instructions within a single clock cycle (see Fig. 4D, for example, in the single clock cycle 0, instructions 10, 11, and 12 are decoded by the decode units 208).

Referring to claim 19, Tran'235 discloses, as claimed, an apparatus (microprocessor 200, See Fig. 2), including instructions residing on a machine-readable storage medium (main memory, see Fig. 2, and Col. 4 lines 66-67), for use in a machine system to handle a plurality of instructions, the instructions causing the machine to: determine the size of the plurality of instructions (see Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions and length of each instruction); loading the plurality of instructions into an instruction register (instruction storage 302, see Fig. 3, note the instruction storage 302 is best reasonably and broadly interpreted as a register since it is a fast storage device inside the instruction cache 204 saving the instructions), said

Art Unit: 2183

plurality of instructions including at least one instruction received from each of a plurality of instruction sources (<a href="mailto:

As to claim 2, Tran'235 also discloses: decoding the plurality of instructions within a single clock cycle (see Fig. 4D, for example, in the single clock cycle 0, instructions 10, 11, and 12 are decoded by the decode units 208).

As to claim 3, Tran'235 also discloses: decoding the plurality of instructions substantially simultaneously (see Fig. 4D, for example, instructions 10, 11, and 12 are decoded by the decode units 208 in the single clock cycle 0 substantially simultaneously).

Art Unit: 2183

As to claim 4, Tran'235 also discloses: decoding width bits to determine the size of the instructions (see Fig. 4D, for example, instruction 10 has 3 instruction bytes and a size of 24 bits).

As to claim 5, Tran'235 also discloses: communicating the number and size of the plurality of instructions to the decoder (see Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions and length of each instruction).

As to claim 6, Tran'235 also discloses: loading a first of the plurality of instructions having a first size (see Fig. 4B, instructions 10 and 12 each has a first size of 4 bytes (32 bits)) and a second of the plurality of instructions having a second size (see Fig. 4B, instructions 14 and 15 each has a second size of 2 bytes (16 bits)).

As to claim 7, Tran'235 also discloses: loading a first of the plurality of instructions having a first size (see Fig. 4B, instructions 10 and 12 each has a first size of 4 bytes (32 bits)), and loading a second and a third of the plurality of instructions having a second size (see Fig. 4B, instructions 14 and 15 each has a second size of 2 bytes (16 bits)), wherein the first size is 32-bits and the second size is 16-bits.

Art Unit: 2183

As to claims 8, 13, 18, and 22, Tran'235 also discloses: handling the plurality of instructions within a digital signal processor (microprocessor 200, See Fig. 2).

As to claims 10 and 20, Tran'235 also discloses: simultaneously presenting each of the plurality of instructions to the decoder (see Fig. 4D, for example, in the single clock cycle 0, instructions 10, 11, and 12 are received by the decode units 208; and see also Fig. 2, each of decode units 208A-208C of the decode units 208 has an individual bus connected with instruction alignment unit 206 for simultaneously presenting each of the plurality of instructions).

As to claims 11, 15, and 21, Tran'235 also discloses: decoding the plurality of instructions to determine the width of the plurality of instructions (see Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions and length of each instruction).

As to claim 12, Tran'235 also discloses: a next plurality of instructions (<u>such as instruction line 1</u>, <u>see Fig. 4A</u>) into the single instruction register (<u>instruction storage 302</u>, <u>see</u> Fig. 3).

As to claim 17, Tran'235 also discloses: the predecoder (predecoder unit 203, see Fig. 2) communicates the number and

Art Unit: 2183

size of the plurality of instructions to the decoder (decode units 208 comprising 208A-208C, see Fig. 2). See also Col. 10, lines 30-32, regarding predecoder unit 203 decodes the instruction bytes to determine the number of instructions and length of each instruction.

Response to Arguments

8. Applicant's arguments mailed 5/3/04 have been considered but are most in view of the new ground(s) of rejection.

Applicants argue that Tran does not disclose loading an instruction cache with instructions received from multiple instruction sources. Examiner disagrees with Applicants. As set forth above, main memory subsystem and instruction cache 204, see Fig. 2 are interpreted as a plurality of (or multiple) instruction sources as claimed since at least both of them provide instruction inputs to prefetch unit 202.

In summary, as set forth in the art rejections above, Tran (U.S. Patent No. 5,987,235) anticipates the claimed invention.

Application/Control Number: 09/675,815 Page 13

Art Unit: 2183

Conclusion

9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Contact Information

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (703) 308-7600. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful,

Application/Control Number: 09/675,815 Page 14

Art Unit: 2183

the examiner supervisor, Eddie Chan, can be reached on (703) 305-9712. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the TC 2100 receptionist whose telephone number is (703) 305-3900.

11. In order to reduce pendency and avoid potential delays,
Group 2100 is encouraging FAXing of responses to Office actions
directly into the Group at fax number: 703-872-9306.

This practice may be used for filing papers not requiring a fee. It may also be used for filing papers which require a fee by applicants who authorize charges to a PTO deposit account. Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.

HENRY W. H. TSAI

PRIMARY EXAMINER

July 25, 2004